Abstract-This paper presents a threshold detection circuit with an adjustable detection window designed in IBM 90nm CMOS technology. Together with a RF multiplier, it realizes the back-end section of a transmitted reference ultra wideband receiver, which is yet to be reported in literature. The comparator section uses an operational trans-conductance amplifier core and avoids the use of sample and hold and control voltage generator circuits which reduces the electronic overhead needed for the architecture. The design is tested at a bit rate of 0.1∼2.0Gbps and the decision circuit consumes 9.14mW power from a 1.2V bias supply with a maximum speed to power ratio of 218.8GHz/W. When compared against other reported comparators, the detection circuit shows improved performance in terms of speed and power dissipation.
I. INTRODUCTION
The Ultra wideband (UWB) technology has been considered as one of the most promising technologies for wireless applications in recent literature. Particularly, it has been proposed as a suitable alternative to wired interconnect systems requiring high data rates (400Mbps or more) over short distances [1] . The UWB system occupies a very wide signal bandwidth (more than 500 MHz) which is considerably higher than other narrow band wireless systems [2] . Shannon's theorem also predicts that, expanding the bandwidth is the preferred way to achieve higher data rates in a cost-effective manner without the need to increase transmitted power. UWB communication exhibits other potential advantages such as high data rate capacity, lower cost, low complexity, feasibility of including multiple access capabilities, high degree of frequency diversity to reduce fading, greater resistance against multi-path interference, and very low power density [3] [4] [5] .
Among the various transceiver schemes of the UWB standard the transmitted reference system exploits a simpler synchronizing technique [6] . A traditional approach to a TR-UWB receiver would include the use of an integrator, a sample and hold circuit and a separate comparator circuit after the RF mixer for threshold detection [6] [7] . This work aims at proposing a comparator sub circuit with IBM 90nm CMOS model parameters which avoids the extra circuitry related to control voltage generators and sample and hold blocks and improves the overall performance of the transceiver. Powered from a 1.2V dc power supply, its speed to power ratio varies from 21.9 to 218.8GHz/W for the comparator core as the received data rate is raised from 0.1 to 2.0Gbps. The circuit dissipates only 9.14mW of power (including bias circuits and buffer) and realizes the back end of a TR-UWB receiver. Section II explains the proposed architecture of the TR-UWB receiver with emphasis on the detection circuit. The design of the comparator is discussed in section III and sections IV-V are concerned with characterization of the decision circuit. Finally, topic VI summarizes the performance of the decision circuit and compares it with examples from published literature.
II. TR-UWB RECEIVER ARCHITECTURE
The proposed receiver configuration for a TR-UWB system is presented in figure 1 . The signal degraded by going through the inter-chip channel is received by an on-chip antenna, followed by a low noise amplifier (LNA). The LNA is a critical component of the receiver front-end as the overall noise figure depends on it. The two inputs of the RF mixer are the output of the LNA and a delayed version of the amplifier output produced by a wideband delay element (WBDE). The RF mixer is traditionally followed by an integrator, a sample and hold section and a comparator which constitute the decision circuit at the receiver back-end. This paper aims at proposing a window comparator for the receiver which reduces the electronic burden and power requirement for the circuit by using an operational trans-conductance amplifier (OTA) core, a NOR gate and a buffer circuit. The proposed TR-UWB detection circuit is explained in the next section.
III. TR-UWB COMPARATOR SUB-CIRCUIT
Various techniques have been reported in the literature to perform threshold detection in analog and mixed signal circuits [8] [9] [10] . The circuit in figure 2 shows the proposed analog window comparator customized for the TR-UWB receiver. The design is built with a differential input core and a number of current mirrors. Transistors N 1 and N 2 constitute the input differential pair where V in is the input signal of the N 2 , N 4 , N 5 , and P 1 ∼P 6 are pushed to their saturation regions, and the same current Ib/2 flows through all the transistors. But devices N 6 and N 7 , remaining in linear regions, pull down the voltages at nodes A and B to ground level, driving the output of the nor gate (comparator output) to a high logic level. Assuming that the relation between I DS (drain-source current) and V GS (gate-source voltage) of the two input transistors follows the standard equation of saturation region, the comparator threshold can be derived assuming µ n to be the carrier mobility, C ox to be the gate capacitance per unit area, N to be the current mirror factor and (W/L) N 1/2 to be the aspect ratios of N 1 and N 2 [11] :
It can be said from the above equation that, the comparator threshold can be adjusted by changing the bias current Ib which is, in turn, controlled by the voltage V bias and the transistor N 3 . As carrier mobility (µ n ) and gate capacitance (C ox ) depend on the devices the other controlling factors of the error threshold are the size of the input differential pair (W/L) N 1/2 and the multiplying factor of the NMOS current mirrors (N). The study of the static and the dynamic behavior of the comparator is discussed in the next section which would provide further insight on these issues.
IV. CHARACTERIZATION OF THE THRESHOLD DETECTION CIRCUIT
As the first step of static characterization of the threshold detection section, the influence of the controlling factors from equation 1 is tested on the detection window. Figure 3 shows the response of the circuit for a ramp input connected as the input voltage which increases from 0 to 1.2V linearly with time. Five different reference voltages within 0.2∼1.0V are tried out for the ramp input. The outputs indicate the dependence of the detection windows on the reference voltage. As V ref is set to 0.6V the input is detected when it is within the range of 0.6±.08V indicating a suitable choice for the detection window with regard to symmetry. Figure 4 shows the effect of varying the width of the input transistors from 5µm to 100µm on the detection window of the comparator. As increasing the width reduces the window duration, an optimum width of 20µm is chosen when the detection window is ±.05V around the reference voltage, which is 0.693V in the figure. Figure 5 proves that among all the parameters in equation (1) , the N factor has the most prominent effect on the width of the comparator window. As this factor is varied from 1 to 5 the window width may increase from ±.1V to ±.3V around the reference voltage. A very wide window can be asymmetric and may vary well cause spurious detection in the receiver. So a suitable value for the N factor for a symmetric window is chosen as two. During this time the widths of N 6 and N 7 in fig.  2 are twice the widths of N 4 and N 5 in the current mirrors. The next step is evaluating the dynamic behaviour of the designed architecture by checking its response for UWB pulse trains and RF mixer outputs. In the simple most form, each frame in a UWB pulse train consists of a pair of pulses. The first pulse in the frame is a 'synchronizing pulse' or 'reference pulse' which is always constant, and it is followed by a modulated 'data pulse' which will depend on the data (see fig. 6 ). Typically the RF mixer in the receiver design (see fig. 1 ) has an UWB pulse train and its delayed version as inputs, but the mixer output which provides the actual excitation for the comparator section is made of pulses like the the third curve shown in figure 6 , where a positive or negative pulse (with respect to the base line) indicates a '1' or '0' in the input data stream. As the proposed comparator is able to detect the data from this stream, it is suitable for use in BPSK/OOK UWB receiver schemes.
V. RESPONSE OF THE COMPARATOR SUB-CIRCUIT
The back end of the TR-UWB receiver starts with a combination of a RF mixer and a multistage amplifier to boost the mixer output which provide the input for the threshold detection section. As the RF mixer the double differential topology with current compensating transistors is used and rather than using separate integrator, sample and hold and threshold detection circuits, the OTA based window comparator is included in the design. Figure 6 shows the response for a RF mixer when the mixer inputs are the UWB baseband pulse stream and a delayed version of that stream, following the transmitted reference ultra wideband scheme. figure 6 ). The mixer response shows that the mixer working like a RF multiplier; when the 'reference pulse' and the 'data pulse' have the same polarity a positive output is produced and when the pulses have opposite polarities a negative response is Fig. 6 . RF mixer output for input UWB data streams Fig. 7 . Optimization of the reference voltage in the decision circuit generated. It has already been shown that the proposed analog window comparator provides a suitable detection window when the reference voltage is within the range of 0.6∼0.8V (see fig. 3 ). For this reason a DC voltage is added to the mixer output using a simple resistive voltage adder. Optimization of the reference voltage for this shifted and amplified mixer response is shown in figure 7 where the reference voltage is varied from 0.65V to 0.75V in steps of 0.02V. Best symmetry of the output is achieved when the reference voltage is set to the vicinity of 0.695V. Figure 8 presents the complete outputs of the TR-UWB receiver back end, which include the inputs of the double differential mixer, the output of the mixer with amplification, the output of the base shifter circuit after the mixer, the window comparator output and the response of the output buffer. The output buffer is nothing but a pair 
VI. PERFORMANCE METRICS OF THE PROPOSED DESIGN
The performance of the analog window comparator using 90nm CMOS process is compared in table 1 with examples of other published comparators or ADCs [8, 10, [12] [13] [14] [15] [16] [17] . To make the comparison in terms of an analog decision circuit indices like supply voltage, input signal level, power penalty, speed to power ratio, data rate and sampling frequency are considered. The results show the contrast between a window comparator and pipelened flash ADCs. Moreover, power performance is also measured for the comparator core (4.24mW), the comparator with the bias circuit followed by the buffer (9.14mW) and the RF multiplier followed by the voltage adder, the comparator and the buffer circuit (24.9711mW) to evaluate the total power requirement of the back end section of the receiver.
VII. CONCLUSION
The realization of a decision circuit for the back-end of a TR-UWB receiver is the subject of this paper. The detection window can be adjusted with multiple control parameters like the bias current, the device dimensions and the ratios of current mirrors and it is able to detect the ultra narrow responses produced by the RF multiplier in the TR-UWB receiver. Static and dynamic characterization of the comparator is performed and the response of the circuit is tested with input UWB stream rate of 100M to 2G pulses per second. Using 90nm CMOS model parameters and a 1.2V power supply the decision circuit detects the input using a single stage, thus reducing the electronic requirements of the receiver. For each watt of consumed power the speed of the comparator is shown to be in the range of 21.9 to 218.8 GHz. The control of the comparator window threshold, optimization of the reference voltage and comparison with reported designs ensure that the receiver will be able to detect ultra wideband data pulses of all permissible range and hence the implementation of the transmitted reference architecture is completed.
